We make life easier, safer and greener – with technology that achieves more,
consumes less and is accessible to everyone. Microelectronics from Infineon is
the key to a better future. Efficient use of energy, environmentally-friendly
mobility and security in a connected world – we solve some of the most
critical challenges that our society faces while taking a conscientious
approach to the use of natural resources.
* The term gender in the sense of the General Equal Treatment Act (GETA) or other national legislation refers to the biological assignment to a gender group. At Infineon we are proud to embrace (gender) diversity, including female, male and diverse.
As a Principal ASIC Design Engineer you will define, design and verify digital
logic systems on ICs.
In your new role you will:
* Develop architecture, module interfaces, and design approaches.
* Convert customer and product requirements into detailed design goals to be used in implementation.
* Develop, assess and refine RTL design to target power, performance, area and timing goals.
* Support test-bench development and simulation for functional and performance verification
* Explore high performance strategies and validate that the RTL design meets targeted performance.
* Work with cross-functional engineering teams to implement and validate physical design on the aspects of timing, area, reliability, testability and power.
You are an experienced engineer with a great focus on quality and a process-
oriented mindset. Furthermore, you are able to be flexible even in a complex
working environment and your team orientation allows you to closely cooperate
with your colleagues, across boundaries.
You are best equipped for this role if you have:
* Bachelor's degree in Electrical Engineering.
* At least 6 years of relevant experience within the semiconductor industry.
* Thorough knowledge of chip architecture.
* Knowledge of Verilog and/or VHDL and experience with simulators and waveform debugging tools.
* Knowledge of logic design principles along with timing and power implications.
* Understanding of low power design techniques.
* Understanding of high-performance techniques and trade-offs.
* Hands on experience in logic synthesis and integrating RTL driven logic into the full chip
* Experience with Design For Test concepts and flows.
* Fluency in English
